

TOGETHER FOR RISC-V TECHNOLOGY
& APPLICATIONS



RISC-V Summit Europe 2024

TRISTAN: Free Access Training on EDA tooling for RISC-V

09:00-11:30, Friday, 28.06.2024, Munich



TRISTAN has received funding from Chips Joint Undertaking (CHIPS-JU) under grant agreement nr. 101095947.

CHIPS JU receives support from the European Union's Horizon Europe's research and innovation programme and Austria, Belgium, Bulgaria, Croatia, Cyprus, Czechia, Germany, Denmark, Estonia, Greece, Spain, Finland, France, Hungary, Ireland, Israel, Iceland, Italy, Lithuania, Luxembourg, Latvia, Malta, Netherlands, Norway, Poland, Portugal, Romania, Sweden, Slovenia, Slovakia, Turkey





Virtual platforms and virtual prototypes for RISC-V

Rocco Jonack, MINRES

Eyck Jentzsch, MINRES

Alexander-Eyck Jentzsch, MINRES




The TRISTAN project, nr. 101095947 is supported by Chips Joint Undertaking (CHIPS JU) and its members Austria, Belgium, Bulgaria, Croatia, Cyprus, Czechia, Germany, Denmark, Estonia, Greece, Spain, Finland, France, Hungary, Ireland, Israel, Iceland, Italy, Lithuania, Luxembourg, Latvia, Malta, Netherlands, Norway, Poland, Portugal, Romania, Sweden, Slovenia, Slovakia, Turkey .

MINRES introduction

- MINRES is an enabling company, dedicated to providing the expertise and solutions required for improving development productivity:
 - Methodology services + productivity IP
 - Design consulting services & value-added application engineering
 - ISO26262 compliant RISC-V RTL IP
 - Cloud based hybrid simulation solution (RTL/VP)
- MINRES Technologies GmbH is a privately-held, remote-first startup based in Germany

Trustworthy Software-Driven Hardware for the Intelligent Edge

- VP development is early in development cycle
 - IP reuse and 3rd party integration
 - Using productivity libraries
 - Tools can help, but plan carefully
 - SW development
 - SW drive requirements for SoC
- Early VP models build foundation for detailed models
 - Architecture analysis
 - Test preparation



VP environments and requirements


- Open-source environments
 - Qemu, GEM5, Renode
- Commercial tools
 - Virtualizer, Simics
- Customer environments
 - Larger customers
- Mixed environments
 - Hybrid solutions
 - IP specific solutions
 - Specialty solutions
- SW debug interface
 - Port to connect debugger
 - Memory viewing/loading
 - Interrupt monitoring
- Execution speed
 - Depends on use case
- Extensibility of prototypes
 - Which peripherals are modeled
- Model accuracy
 - No timing guarantees, but functional correctness

Architectural modeling



- Open-source environments
 - GEM5
- Commercial tools
 - PlatformArchitect
- Customer environments
 - Larger customers
- Mixed environments
 - Hybrid solutions
 - IP specific solutions
 - Specialty solutions
- Cycle accuracy within specified range
- Execution speed
- Extensibility and configurability of platform
- Reporting of results

DBT-RISE based platform

Open-Source Infrastructure for Dynamic Binary Translation (jit compiling) for ISS Generation
Different backends can be used



DBT-RISE RISC-V VP




DBT-RISE - Plugins

- Existing Plugin infrastructure
- For example:
 - Cycle Annotation
 - Instruction Tracing
 - Coverage Visualization with e.g. lcov
 - Profiling with callgrind
 - Register Dumping


The screenshot shows a web browser displaying an LCOV code coverage report for the file 'hello-world/hello.c'. The report includes a table with columns for 'Line data' and 'Source code'. The source code is a C program that calculates the factorial of a number. The report shows that lines 10 through 14 and 19 through 22 are covered, while lines 1, 2, 3, 4, 5, 6, 7, 8, 9, 15, 16, 17, 18, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, and 33 are not covered. The report is generated by LCOV version 1.14.

```
Line data  Source code
1          #include <stdio.h>
2          #include <stdlib.h>
3          #include <unistd.h>
4          #include "platform.h"
5          #include "encoding.h"
6          int factorial(int i)
7          {
8              int result = 1;
9          }
10         int fac_rec (int i){
11             if (i == 1)
12                 return 1;
13             else
14                 return i*fac_rec(i-1);
15         }
16         int main()
17         {
18             int i;
19             volatile int result = factorial(10);
20             printf("Factorial is %d\n", result);
21             printf("End of execution");
22             return 0;
23         }
24
25         int main()
26         {
27             int i;
28             volatile int result = factorial(10);
29             printf("Factorial is %d\n", result);
30             printf("End of execution");
31             return 0;
32         }
33
34
```




DBT-RISE - Integration

- Works in any TLM2 based tool environment, e.g. Platform Architect




DBT-RISE - Backends


- Backend defines execution speed
 - Each curve shows a different backend
- Speed is measured as MIPS as function of iterations over benchmark Dhrystone
- JIT techniques optimize SW sections which are executed repeatedly



C-Trace Development within TRISTAN



Code Coverage Measurement




- Non-intrusive
- Continuous


Code Coverage
measured by RISC-V Trace IP
on MINRES TGC core

Application / User Story


Timing Verification



C-Trace for MINRES TGC



C-Trace Demonstrator



What is SystemC Components Lib (SCC)

- SCC is an open-source productivity library
- As such it provides common functions, components and modules often needed in SystemC based models
- In-use at customers of MINRES and others
- Relies on C++11
- SystemC version $\geq 2.3.1$
- Utilizes SystemC CCI

SCC Elements

- Common build system
- PySysC binding
- Modular structure

Module	Content
common	SystemC independent functions and components
sysc	Common SystemC and TLM related functionalities and components
components	VP components, mainly for LT modeling
bus_interfaces	TLM2.0 protocol abstractions and sockets as well as AT drivers, targets, and pin-level adapter

PySysC Usage

- Using Python for structural composition and runtime control
 - No preparation of shared libraries to be integrated
 - No need to have the sources of the code, even 3rd party binary only libraries can be used
 - Allows introspection of the interfaces and adaptation when needed
- Optional common functions in models allow convenient integration
- Standardization efforts within Accellera


Result analysis and Visualization

Analysis of simulation results

- The goal of model simulations is the result analysis
- Type of analysis depends on accuracy of model
 - Latency, bandwidth only with cycle accurate/approximate models
 - Cache statistics only when caches are modeled
- Common, open-source formats for tracing are important
 - VCD for signals
 - Transaction tracing
- Reuse of existing frameworks for visualization, post processing and dashboarding
 - Dash, OpenSearch

Dashboards

- Trace analysis output can be used by open-source visualization tools like dash
- Python libraries allow simple analysis and even simulation control interfaces



- SystemC Components Library (SCC)
<https://github.com/Minres/SystemC-Components>
- PySysC: Python bindings for SystemC, adopted by Accellera
<https://github.com/Minres/PySysC/>
- CoreDSL: a language to describe ISAs for ISS generation and HLS of RTL implementation
<https://minres.github.io/CoreDSL/>


Open-source offerings

- DBT-RISE: a library for rapid implementation of ISS/VP using dynamic binary translation
<https://git.minres.com/DBT-RISE/>
- DBT-RISE-RISCV: application of CoreDSL & DBT-RISE for RISCV
<https://github.com/Minres/DBT-RISE-RISCV>
- Model code generation for VP based on industry standards like SystemRDL
<https://github.com/Minres/RDL-Editor>
- Utility tools & libraries for VP modeling
<https://github.com/VP-Vibes/VPV-Peripherals>



TOGETHER FOR
RISC-V TECHNOLOGY
& APPLICATIONS

TRISTAN webpage



TRISTAN LinkedIn



TRISTAN Unified Access Page



TRISTAN has received funding from Chips Joint Undertaking (CHIPS-JU) under grant agreement nr. 101095947.

CHIPS JU receives support from the European Union's Horizon Europe's research and innovation programme and Austria, Belgium, Bulgaria, Croatia, Cyprus, Czechia, Germany, Denmark, Estonia, Greece, Spain, Finland, France, Hungary, Ireland, Israel, Iceland, Italy, Lithuania, Luxembourg, Latvia, Malta, Netherlands, Norway, Poland, Portugal, Romania, Sweden, Slovenia, Slovakia, Turkey

