Expand, mature and industrialise the European RISC-V ecosystem
The TRISTAN consortium aims to expand, mature and industrialise the European RISC-V ecosystem to compete with existing commercial/proprietary alternatives.
This will be achieved by leveraging the Open-Source community to gain in productivity and quality.
This goal will be achieved by defining a European strategyfor RISC-V-based designs, including the creation of a repository of industrial quality building blocks to be used for SoC designs in different application domains (e.g. automotive, industrial, etc.).
The TRISTAN approach is holistic, covering electronic design automation tools (EDA) and the full software stack.
The Project
The broad 46 partner consortium will expose many engineers to RISC-V technology, further strengthening adoption. This ecosystem will ensure a European sovereign alternative to existing commercial/proprietary players.
The focus of TRISTAN is to ensure that RISC-V building blocks become easily available to industrial users. Given this focus, TRISTAN has established the following focus areas:
Thorough and consistent test plans and verification suites for 100% coverage.
Complete and accurate documentation.
Rich variety of fully functional supporting building blocks.
Fully functional, fast and efficient, RISC-V related Open-Source EDA tools.
Supporting software libraries and support tooling.
Permissive licensing terms.
The consortium, which includes the largest EU companies and globally operating semiconductor IDMs, is convinced that once solutions using RISC-V building blocks are well verified, the industry will feel sufficiently confident to make the investments necessary for tape-outs.
Latest news
Using a Performance Model to Implement a Superscalar CVA6
Download the poster The OpenHW Foundation's Director of Engineering, Mike Thompson, explains how TRISTAN partner Thales used a performance model to design a superscalar version of the open-source…
Support for upstream UVM 2017 in Verilator
This blog was originally published by Antmicro Universal Verification Methodology (UVM) is one of the most popular verification methods in digital design, focusing on standardization and reusability…
Extending RISC-V with SCAIE-V: Portable, Efficient, and Scalable Custom Instruction Integration
By Tammo Mürmann, Technical University of Darmstadt Download the handout here for in-depth information and project links. Systems that require low power consumption or high performance often employ…
Longnail: Hardware Synthesis of CoreDSL Custom Instructions for MCU- and Application-Class Cores
This blog was originally published by RISC-V International By Tammo Mürmann, Florian Meisel, and Andreas Koch, Technical University of Darmstadt Custom Instruction Set Architecture…